


4.5 V to 60 V Input, 6 A, microBRICK® DC/DC Regulator Module



LINKS TO ADDITIONAL RESOURCES



DESCRIPTION

The SiC967 is a synchronous buck regulator module with integrated power MOSFETs and inductor. Its power stage is capable of supplying 6 A continuous current at up to 2 MHz switching frequency. This regulator produces an adjustable output voltage down to 0.8 V from 4.5 V to 60 V input rail to accommodate a variety of applications, including computing, consumer electronics, telecom, and industrial.

SiC967's architecture supports ultrafast transient response with minimum output capacitance and tight ripple regulation at very light load. The device is internally compensated and no external ESR network is required for loop stability purposes. The device also incorporates a power saving scheme that significantly increases light load efficiency.

The regulator integrates a full protection feature set, including output over voltage protection (OVP), cycle by cycle over current protection (OCP) short circuit protection (SCP) and thermal shutdown (OTP). It also has UVLO and a user fixed 6 ms soft start.

The SiC967 is available in lead (Pb)-free power enhanced PowerPAK® MLP54-A6C package in 10.6 mm x 6.5 mm x 3 mm dimensions.

TYPICAL APPLICATION CIRCUIT




Fig. 1 - Typical Application Circuit

FEATURES

- Versatile
 - Single supply operation from 4.5 V to 60 V input voltage
 - Adjustable output voltage down to 0.8 V
 - Output voltage tracking and sequencing with pre-bias start up
 - $\pm 1\%$ output voltage accuracy at $-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$
- Internal compensation
- Highly efficient
 - 95 % peak efficiency
 - 4 μA supply current at shutdown
 - 100 μA operating current not switching
- Highly configurable
 - Adjustable switching frequency from 100 kHz to 2 MHz
 - Fixed soft start and selectable preset 100 %, 75 %, and 50 % current limit
 - 3 modes of operation, forced continuous conduction, power save or ultrasonic
- Robust and reliable
 - Output over voltage protection
 - Output under voltage / short circuit protection with auto retry
 - Power good flag and over temperature protection
 - Supported by Vishay PowerCAD online design simulation
- High power density
 - Integration of high current output inductor
 - 10.6 mm x 6.5 mm x 3 mm low profile MLP package
- Easy of use
 - Internal compensation
 - Low peripheral component count
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



RoHS
COMPLIANT
HALOGEN
FREE

APPLICATIONS

- Industrial and automation
- Home automation
- Industrial and server computing
- Networking, telecom, and base station power supplies
- Wall transformer regulation
- Robotics
- High end hobby electronics: remote control cars, planes, and drones
- Battery management systems
- Power tools
- Vending, ATM, and slot machines





Fig. 2 - Efficiency vs. Output Current


Top View

Bottom View

Fig. 3 - Top View and Bottom View

Fig. 4 - Pin Configuration (Top Transparent View)

PIN DESCRIPTION		
PIN NUMBER	SYMBOL	DESCRIPTION
1 to 3, 7, 39, 42 to 54	PHASE	Return path of high side gate driver
4, 38, 40, 41, 57	V _{IN}	Power stage input voltage. Drain of high side MOSFET
5, 6, 11, 56	P _{GND}	Power ground
8	GL	Low side MOSFET gate signal
9	V _{DD}	Bias supply for the IC. V _{DD} is an LDO output, connect a 1 μ F decoupling capacitor to A _{GND}
10	V _{DRV}	Supply voltage for internal gate driver. When using the internal LDO as a bias power supply, V _{DRV} is the LDO output. Connect a 4.7 μ F decoupling capacitor to P _{GND}
12, 34, 55	A _{GND}	Analog ground
13	FB	Feedback input for switching regulator used to program the output voltage - connect to an external resistor divider from V _{OUT} to A _{GND}
14	f _{SW}	Set the on-time by connecting a resistor to A _{GND}
15	V _{sns}	Output voltage sense point for internal ripple injection components
16 to 29	V _{OUT}	Power output pins
30	NC	Leave floating or connect to A _{GND}
31	I _{LIM}	Set the current limit by connecting I _{LIM} pin to A _{GND} or V _{DD} , or leaving floating
32	MODE	Set various operation modes by connecting a resistor to A _{GND} . See specification table for details
33	P _{GOOD}	Open-drain power good indicator - high impedance indicates power is good. An external pull-up resistor is required
35	EN	Enable pin. Tie high / low to enable / disable the IC accordingly. This is a high voltage compatible pin, can be tied to 60 V
36	V _{CIN}	Supply voltage for internal regulators V _{DD} and V _{DRV} . This pin should be tied to V _{IN} , but can also be connected to a lower supply voltage (> 5 V) to reduce losses in the internal linear regulators
37	BOOT	High side driver bootstrap voltage

ORDERING INFORMATION

PART NUMBER	PART MARKING	V _{DD} , V _{DRV}	LIGHT LOAD MODE	OPERATION JUNCTION TEMPERATURE	PACKAGE	PACKAGING	MINIMUM ORDER QUANTITY
SiC967ED-T1-GE3	SiC967	Internal	Power saving	-40 °C to +125 °C	PowerPAK® MLP54-A6C	Tape and reel	1050
SiC967ED-Y1-GE3	SiC967	Internal	Power saving	-40 °C to +125 °C	PowerPAK® MLP54-A6C	Tray	210
SiC967EVB-A	Reference board						

PART MARKING INFORMATION


- = pin 1 indicator
- P/N = part number code
- B** = Siliconix logo
- △ = ESD symbol
- F = assembly factory code
- Y = year code
- WW = week code
- LL = lot code

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C, unless otherwise noted)

ELECTRICAL PARAMETER	CONDITIONS	LIMITS	UNIT
V _{CIN} , V _{IN}	Reference to P _{GND}	-0.3 to 66	V
EN	Reference to P _{GND}	-0.3 to 60	
PHASE	Reference to P _{GND}	-0.3 to 66	
V _{DRV}	Reference to P _{GND}	-0.3 to 6	
V _{DD}	Reference to A _{GND}	-0.3 to V _{DRV} + 0.3	
PHASE (AC)	100 ns	-10 to 72	
BOOT		-0.3 to V _{PHASE} + V _{DRV}	
A _{GND} to P _{GND}		-0.3 to 0.3	
All other pins	Reference to A _{GND}	-0.3 to V _{DD} + 0.3	
Temperature			
Junction temperature	T _J	-40 to +150	°C
Storage temperature	T _{STG}	-65 to +150	
Power Dissipation			
Thermal resistance from junction to ambient		12	°C/W
Thermal resistance from junction to case		2	
ESD Protection			
Electrostatic discharge protection	Human body model, JESD22-A114	2000	V
	Charged device model, JESD22-A101	500	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (all voltages referenced to GND = 0 V)				
PARAMETER	MIN.	TYP.	MAX.	UNIT
Input voltage (V _{IN})	4.5	-	60	V
Control input voltage (V _{CIN}) ⁽¹⁾	4.5	-	60	
Enable (EN)	0	-	60	
Bias supply (V _{DD})	4.7	5	5.25	
Drive supply voltage (V _{DRV})	4.7	5.3	5.55	
Output voltage (V _{OUT})	0.8	-	15	
Temperature				
Recommended ambient temperature	-40 to +105			°C
Operating junction temperature	-40 to +125			

Note

⁽¹⁾ For input voltages below 5 V, provide a separate supply to V_{CIN} of at least 5 V to prevent the internal V_{DD} rail UVLO from triggering

ELECTRICAL SPECIFICATIONS (V _{IN} = V _{CIN} = 48 V, T _J = -40 °C to +125 °C, unless otherwise stated)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power Supplies						
V _{DD} supply	V _{DD}	V _{IN} = V _{CIN} = 6 V to 60 V, V _{EN} = 5 V, not switching	4.5	5	5.35	V
		V _{IN} = V _{CIN} = 5 V, V _{EN} = 5 V, not switching	4.5	5	-	
V _{DD} dropout	V _{DD_DROPOUT}	V _{IN} = V _{CIN} = 5 V, I _{VDD} = 1 mA	-	100	-	mV
V _{DD} UVLO threshold, rising	V _{DD_UVLO}		3.5	3.8	4.1	V
V _{DD} UVLO hysteresis	V _{DD_UVLO_HYST}		-	300	-	mV
Input current	I _{V_{CIN}}	Non-switching, V _{FB} > 0.8 V	-	-	250	μA
Shutdown current	I _{V_{CIN}_SHDN}	V _{EN} = 0 V	-	4	8	
Controller and Timing						
Feedback voltage	V _{FB}	T _J = 25 °C	796	800	804	mV
		T _J = -40 °C to +125 °C ⁽¹⁾	792	800	808	
V _{FB} input bias current	I _{FB}		-	16	-	nA
Minimum on-time	t _{ON_MIN.}		-	45	100	ns
t _{ON} accuracy	t _{ON_ACCURACY}		-10	-	10	%
On-time range	t _{ON_RANGE}		100	-	8000	ns
Frequency range	f _{sw}	Ultrasonic mode enabled	20	-	-	kHz
		Ultrasonic mode disabled	-	-	-	
Minimum off-time	t _{OFF_MIN.}		-	300	-	ns
Soft start current ⁽¹⁾	I _{SS}		-	3.5	-	μA
Zero crossing detection point ⁽¹⁾	ZCD	LX-P _{GND}	-3	-	3	mV



ELECTRICAL SPECIFICATIONS (V _{IN} = V _{CIN} = 48 V, T _J = -40 °C to +125 °C, unless otherwise stated)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Fault Protections						
Valley current limit	I _{OCP}	I _{LM} tied to V _{DD}	-	10	-	A
		I _{LM} is not connect	-	7.5	-	
		I _{LM} tied to A _{GND}	-	5	-	
Output OVP threshold	OVP	V _{FB} with respect to 0.8 V reference	-	20	-	%
Output UVP threshold	UVP		-	-80	-	
Over temperature protection	OTP _R	Rising temperature	-	150	-	°C
	OTP _{HYST}	Hysteresis	-	35	-	
Power Good						
Power good output threshold	V _{FB_RISING_VTH_OV}	V _{FB} rising above 0.8 V reference	-	20	-	%
	V _{FB_FALLING_VTH_UV}	V _{FB} falling below 0.8 V reference	-	-10	-	
Power good hysteresis	P _{GOOD_HYST}		40	60	80	mV
Power good on resistance	R _{ON_PGOOD}		-	15	25	Ω
Power good delay time	t _{DLY_PGOOD}		15	25	35	μs
EN / MODE / Ultrasonic Threshold						
EN logic high level	V _{EN_H}		1.2	1.4	1.5	V
EN logic low level	V _{EN_L}		1.00	1.12	1.25	
EN logic hysteresis	V _{EN_HYS}		200	280	360	mV
EN pull down resistance	R _{EN}		-	5	-	MΩ
Ultrasonic mode high Level	U _{HIGH}		2	-	-	V
Ultrasonic mode low level	U _{LOW}		-	-	0.8	
Mode pull up current	I _{MODE}		-	5	-	μA
Mode 1	R _{MODE}	Power save mode enabled, V _{DD} , V _{DRV} pre-reg on	-	2	-	kΩ
Mode 2		Power save mode disabled, V _{DD} , V _{DRV} pre-reg on	-	301	-	
Mode 3		Power save mode disabled, V _{DRV} pre-reg off, V _{DD} pre-reg on, provide external V _{DRV}	-	499	-	
Mode 4		Power save mode enabled, V _{DRV} pre-reg off, V _{DD} pre-reg on, provide external V _{DRV}	-	1000	-	
Soft Start						
Soft start timing ⁽¹⁾			-	6	-	ms

Note⁽¹⁾ Guaranteed by design

FUNCTIONAL BLOCK DIAGRAM




Fig. 5 - Functional Block Diagram

OPERATIONAL DESCRIPTION

Device Overview

SiC967 is a high efficiency synchronous buck regulator module capable of delivering up to 10 A continuous current. The device has programmable switching frequency of 100 kHz to 2 MHz. The control scheme is based on voltage mode constant on time. It delivers fast transient response and minimizes external components. Thanks to the internal current ramp information, no high ESR output bulk or virtual ESR network is required for the loop stability. This device also incorporates a power saving feature by enabling diode emulation mode and frequency fold back as the load decreases.

SiC967 has a full set of protection and monitoring features:

- Over current protection in pulse-by-pulse mode
- Output overvoltage protection
- Output undervoltage protection with device going into hiccup mode

- Over temperature protection with hysteresis
- Dedicated enable pin for easy power sequencing
- Power good open drain output
- This device is available in MLP54-A6C package to deliver high power density and minimize PCB area

Power Stage

SiC967 integrates a high performance power stage with n-channel MOSFETs for both high-side and low-side optimized to achieve up to 95 % efficiency. The power input voltage (V_{IN}) can go up to 60 V and down as low as 4.5 V for power conversion.

Control Scheme

SiC967 employs a voltage - mode COT control mechanism in conjunction with adaptive zero current detection which allows for power saving in discontinuous conduction mode (DCM). The switching frequency, f_{sw} , is set by an external resistor R_{fsw} connected from f_{sw} pin to ground. The SiC967 operates between 200 kHz to 2 MHz depending on V_{IN} and V_{OUT} conditions.

$$R_{fsw} = \frac{V_{OUT}}{f_{sw} \times 190 \times 10^{-12}}$$

Note, that there is no V_{IN} dependency on f_{sw} as long as V_{IN} and V_{CIN} are connected to the same supply. SiC967 employs an advanced voltage - mode COT control mechanism.

During steady-state operation, feedback voltage (V_{FB}) is compared with internal reference (0.8 V typ.) and the amplified error signal (V_{COMP}) is generated at the internal comp node. An internally generated ramp signal and V_{COMP} feed into a comparator. Once V_{RAMP} crosses V_{COMP} , an on-time pulse is generated for a fixed time. During the on-time pulse, the high side MOSFET will be turned on. Once the on-time pulse expires, the low side MOSFET will be turned on after a dead time period. The low side MOSFET will stay on for a minimum duration equal to the minimum off-time ($t_{OFF_MIN.}$) and remains on until V_{RAMP} crosses V_{COMP} . The cycle is then repeated.

Fig. 5 illustrates the operation as described above.




Fig. 6 - Operational Principle

Operating Modes

SiC967 can operate in forced continuous conduction mode or power save mode. To improve efficiency at light-loads, SiC967 provides a set of innovative implementations to eliminate LS re-circulating current and switching losses. The internal zero crossing detector (ZCD) monitors PHASE node voltage to determine when inductor current starts to flow negatively. In power saving mode, as soon as inductor valley current crosses zero, the device first deploys diode emulation mode by turning off the LS FET. If load further decreases, switching frequency is reduced proportional to the load condition to save switching losses while keeping output ripple within tolerance.

To improve the converter efficiency, the user can choose to disable the internal V_{DRV} regulator by picking either mode 3 or mode 4 and connecting a 5 V supply to the V_{DRV} pin. This reduces power dissipation in the SiC967 by eliminating the V_{DRV} linear regulator losses.

The mode pin supports several modes of operation as shown in table 1. An internal current source is used to set the voltage on this pin using an external resistor:

TABLE 1 - OPERATION MODES

MODE	RANGE (kΩ)	POWER SAVE MODE	INTERNAL V_{DRV} REGULATOR
1	0 to 100	Enabled	On
2	298 to 304	Disabled	On
3	494 to 504	Disabled	Off ⁽¹⁾
4	900 to 1100	Enabled	Off ⁽¹⁾

Note

⁽¹⁾ Connect a 5 V ($\pm 5\%$) supply to the V_{DRV} pin

The mode pin is not latched to any state and can be changed on the fly.

OUTPUT MONITORING AND PROTECTION FEATURES

Output Over-Current Protection (OCP)

SiC967 has cycle by cycle current limiting. The inductor valley current is monitored during LS FET turn-on period through $R_{DS(on)}$ sensing. After a pre-defined blanking time, the valley current is compared with an internal threshold. If monitored current is higher than threshold, high side MOSFET is kept off until the inductor current falls below OCP threshold.

OCP is enabled immediately after V_{DD} passes UVLO rising threshold.

There are 3 settings for the valley current OCP namely 50 %, 75 % and 100 %. The selection can be chosen by connecting the I_{LIMIT} pin either to V_{DD} , float or GND. Connecting to V_{DD} will select 100 % of the preset valley current OCP corresponding to the SiC967 being used. If the pin is floating, the valley current OCP is 75 %. Connecting to GND, the valley current OCP is 50 %.




Fig. 7 - Over-Current Protection Illustration

Output Undervoltage Protection (UVP)

UVP is implemented by monitoring output through V_{FB} pin. If the voltage level at V_{FB} goes below 0.16 V (V_{OUT} is 20 % of V_{OUT} set point) for more than 25 μ s a UVP event is recognized and both HS and LS MOSFETs are turned off. After a time-out period equal to 20 soft start cycles, the IC attempts to re-start by going through a soft start cycle. If the fault condition still exists, the above cycle will be repeated. UVP is only active after the completion of soft-start sequence.

Output Over Voltage Protection (OVP)

For OVP implementation, output is monitored through FB pin. After soft start, if the voltage level at FB is above 0.96 V (typ.) (V_{OUT} is 120 % of V_{OUT} set point), OVP is triggered with both the HS and LS MOSFETs turned off. Normal operation is resumed once FB voltage drops back to 0.96 V. OVP is active immediately after V_{DD} passes UVLO level.

Over Temperature Protection (OTP)

SiC967 has internal thermal monitor block that turns off both HS and LS FETs when junction temperature is above 150 $^{\circ}$ C (typ). A hysteresis of 35 $^{\circ}$ C is implemented, so when junction temperature drops below 115 $^{\circ}$ C, the device restarts by initiating soft-start sequence again.

Sequencing of Input / Output Supplies

SiC967 has no sequencing requirements on any of its input / output (V_{IN} , V_{DRV} , V_{DD} , V_{CIN} , EN) supplies or enables.

Enable

The SiC967 has an enable pin to turn the part on and off. Driving this pin high enables the device, while grounding it turns it off.

The SiC967 enable has a weak pull down to prevent unwanted turn on due to a floating GPIO.

There are no sequencing requirements with respect to other input / output supplies.

Pre-Bias Start-Up

In case of pre-bias startup, if the sensed voltage on FB is higher than the internal soft-start ramp value, control logic prevents HS and LS FET from switching to avoid negative output voltage spike and excessive current sinking through LS FET.




Fig. 8 - Pre-Bias Start-Up

Power Good

SiC967's power good is an open-drain output. Pull P_{GOOD} pin high up to 5 V through a 10K resistor to use this signal. Power good window is shown in the Fig. 8. If voltage level on FB pin is out of this window, PG signal is de-asserted by pulling down to GND. To prevent false triggering during transient events, P_{GOOD} has a 25 μ s blanking time.




Fig. 9 - P_{GOOD} Window and Timing Diagram


TYPICAL APPLICATION SCHEMATIC


Fig. 10 - Configured for 4.5 V to 60 V Input, 5 V Output at 6 A, 500 kHz Operation With Power Save Mode Enabled all Ceramic Output Capacitance Design

EXTERNAL COMPONENT SELECTION

This section explains external component selection for the SiC967 family of regulators. Component reference designators in any equation refer to the schematic shown in Fig. 9.

An excel based calculator is available on the website to make external component calculation simple. The user simply needs to enter required operating conditions.

Output Voltage Adjustment

If a different output voltage is needed, simply change the value of V_{OUT} and solve for R_{FB_H} based on the following formula:

$$R_{FB_H} = \frac{R_{FB_L}(V_{OUT} - V_{FB})}{V_{FB}}$$

Where V_{FB} is 0.8 V for the SiC967. R_{FB_L} should be a maximum of 10 k Ω to prevent V_{OUT} from drifting at no load.

Switching Frequency Selection

The following equation illustrates the relationship between on-time, V_{IN} , V_{OUT} , and R_{fsw} value:

$$R_{fsw} = \frac{V_{OUT}}{f_{sw} \times 190 \times 10^{12}}$$

Output Capacitor Selection

The SiC967 is stable with any type of output capacitors by choosing the appropriate V_{RAMP} components. This allows the user to choose the output capacitance based on the best trade off of board space, cost and application requirements.

The output capacitors are chosen based upon required ESR and capacitance. The maximum ESR requirement is controlled by the output ripple voltage requirement and the DC tolerance. The output voltage has a DC value that is equal to the valley of the output ripple plus half of the peak-to-peak ripple. A change in the output ripple voltage will lead to a change in DC voltage at the output. The relationship between output voltage ripple, output capacitance and ESR of the output capacitor is shown by the following equation:

$$V_{RIPPLE} = I_{RIPPLE(MAX.)} \times \left(\frac{1}{8 \times C_o \times f_{sw}} + ESR \right) \quad (1)$$

Where V_{RIPPLE} is the maximum allowed output ripple voltage; $I_{RIPPLE(MAX.)}$ is the maximum inductor ripple current; f_{sw} is the switching frequency of the converter; C_o is the total output capacitance; ESR is the equivalent series resistance of the total output capacitors.

In addition to the output ripple voltage requirement, the output capacitors need to meet transient requirements. A worst case load release condition (from maximum load to no load at the exact moment when inductor current is at the

peak) determines the required capacitance. If the load release is instantaneous (load changes from maximum to zero within 1 μ s), the output capacitor must absorb all the energy stored in the inductor. The peak voltage on the capacitor, V_{PK} , under this worst case condition can be calculated by following equation:

$$C_{OUT_MIN.} = \frac{L \times \left(I_{OUT} + \frac{1}{2} \times I_{RIPPLE(MAX.)} \right)^2}{(V_{PK})^2 - (V_{OUT})^2} \quad (2)$$

During the load release time, the voltage across the inductor is approximately $-V_{OUT}$. This causes a down-slope or falling di/dt in the inductor. If the load di/dt is not much faster than the di/dt of the inductor, then the inductor current will tend to track the falling load current. This will reduce the excess inductive energy that must be absorbed by the output capacitor; therefore a smaller capacitance can be used. The following can be used to calculate the required capacitance for a given di_{LOAD}/dt.

Peak inductor current, I_{LPK} , is shown by the next equation:

$$I_{LPK} = I_{MAX.} + \frac{1}{2} \times I_{RIPPLE(MAX.)}$$

The slew rate of load current = $\frac{di_{LOAD}}{dt}$

$$C_{OUT_MIN.} = I_{LPK} \times \frac{L \times \frac{I_{LPK}}{V_{OUT}} - \frac{I_{MAX.}}{di_{LOAD}} \times dt}{2(V_{PK} - V_{OUT})} \quad (3)$$

Based on application requirement, either equation (2) or equation (3) can be used to calculate the ideal output capacitance to meet transition requirement. Compare this calculated capacitance with the result from equation (1) and choose the larger value to meet both ripple and transition requirement.

Enable Pin Voltage

The EN pin has an internal pull down resistor and only requires an enable voltage. This needs to be greater than 1.4 V. An input voltage or a resistor connected across V_{IN} and EN can be used. The internal pull down resistance is 5 M Ω .

**Input Capacitance**







In order to determine the minimum capacitance the input voltage ripple needs to be specified; $V_{CINPKPK} \leq 500$ mV is a suitable starting point. This magnitude is determined by the final application specification. The input current needs to be determined for the lowest operating input voltage,






$$I_{CIN(RMS)} = I_{OUT} \times \sqrt{D \times (1 - D) + \frac{1}{12} \times \left(\frac{V_{OUT}}{L \times f_{sw} \times I_{OUT}} \right)^2 \times (1 - D)^2 \times D}$$

The minimum input capacitance can then be found,

$$C_{IN_min.} = I_{OUT} \times \frac{D \times (1 - D)}{V_{CINPKPK} \times f_{sw}}$$

If high ESR capacitors are used, it is good practice to also add low ESR ceramic capacitance. A 4.7 μ F ceramic input capacitance is a suitable starting point. Care must be taken to account for voltage derating of the capacitance when choosing an all ceramic input capacitance.

ELECTRICAL CHARACTERISTICS ($V_{IN} = 48\text{ V}$, $V_{OUT} = 5\text{ V}$, $f_{sw} = 300\text{ kHz}$, unless otherwise noted)

Fig. 11 - Efficiency vs. Output Current,
 $V_{OUT} = 5\text{ V}$, $f_{sw} = 500\text{ kHz}$

Fig. 14 - Efficiency vs. Output Current - Light Load,
 $V_{OUT} = 5\text{ V}$

Fig. 12 - Efficiency vs. Output Current,
 $V_{OUT} = 12\text{ V}$, $f_{sw} = 800\text{ kHz}$

Fig. 15 - Efficiency vs. Output Current - Light Load,
 $V_{OUT} = 12\text{ V}$

Fig. 13 - Load Current vs. Case Temperature,
 $V_{IN} = 48\text{ V}$, $V_{OUT} = 5\text{ V}$

Fig. 16 - Load Current vs. Case Temperature,
 $V_{IN} = 48\text{ V}$, $V_{OUT} = 12\text{ V}$, $f_{sw} = 800\text{ kHz}$

ELECTRICAL CHARACTERISTICS ($V_{IN} = 48\text{ V}$, $V_{OUT} = 5\text{ V}$, $f_{sw} = 300\text{ kHz}$, unless otherwise noted)

Fig. 17 - Efficiency vs. Switching Frequency

Fig. 20 - Shutdown Current vs. Input Voltage

Fig. 18 - Voltage Reference vs. Temperature

Fig. 21 - Input Current vs. Input Voltage

Fig. 19 - Line Regulation



ELECTRICAL CHARACTERISTICS ($V_{IN} = 48\text{ V}$, $V_{OUT} = 5\text{ V}$, $f_{sw} = 300\text{ kHz}$, unless otherwise noted)




Fig. 22 - Load Regulation




Fig. 25 - EN Logic Threshold vs. Junction Temperature




Fig. 23 - Shutdown Current vs. Junction Temperature




Fig. 26 - EN Current vs. Junction Temperature




Fig. 24 - Input Current vs. Junction Temperature











Fig. 27 - Load Transient (3 A to 6 A), Time = 100 $\mu\text{s}/\text{div}$

ELECTRICAL CHARACTERISTICS ($V_{IN} = 48\text{ V}$, $V_{OUT} = 5\text{ V}$, $f_{SW} = 300\text{ kHz}$, unless otherwise noted)

Fig. 28 - Start-Up with EN, Time = 1 ms/div

Fig. 31 - Output Ripple 2 A, Time = 5 μ s/div

Fig. 29 - Line Transient (8 V to 48 V), Time = 10 ms/div

Fig. 32 - Output Ripple PSM, Time = 10 ms/div

Fig. 30 - Start-up with VIN, Time = 5 ms/div

Fig. 33 - Output Ripple 300 mA, Time = 5 μ s/div

PCB LAYOUT RECOMMENDATIONS

Step 1: V_{IN} /GND Planes and Decoupling


Fig. 34


1. Layout V_{IN} and P_{GND} planes as shown above. V_{IN} can be fed from both sides to get better connection. V_{SWH} is surrounded by V_{IN} plane, switching noise can be shielded
2. Ceramic capacitors should be placed between V_{IN} and P_{GND} , and very close to the device for best decoupling effect
3. Different values / packages of ceramic capacitors should be used to cover entire decoupling spectrum e.g. 1210 and 0603
4. Smaller capacitance values, placed closer to device V_{IN} pin(s), better for high frequency noise absorbing

Step 2: V_{CIN} Pin


Fig. 35


1. V_{CIN} (pin 36) is the input pin for both internal LDO and t_{on} block. t_{on} time varies based on input voltage. It is necessary to have short connection to V_{IN} paddle

Step 3: V_{SWH} Node


Fig. 36

1. Switching node is located on the top of the package. If any snubber network is required, place the components on the bottom side as shown above

Step 4: V_{DD}/V_{DRV} Input Filter


Fig. 37

1. C_{VDD} cap should be placed between pin 9 and pin 12 (the A_{GND} of driver IC) to achieve best noise filtering
2. C_{VDRV} cap should be placed close to V_{DRV} (pin 10) and P_{GND} (pin 11) to reduce effects of trace impedance and provide maximum instantaneous driver current for low side MOSFET during switching cycle

Step 5: BOOT Resistor and Capacitor Placement




Fig. 38

1. These components need to be placed very close to SiC931, right between PHASE (pin 39) and BOOT (pin 37)
2. In order to reduce parasitic inductance, it is recommended to use 0402 chip size for the resistor and the capacitor

Step 6: GL and PHASE (Pin 9)




Fig. 39

1. GL (pin 8) and PHASE (pin 7) are located on the left side of the device and used for packing purpose. These two pins can be left floating

Step 7: Signal Routing




Fig. 40

1. Separate the small analog signal from high current path. As shown above, the high current paths with high dv/dt , di/dt are placed on the top left side of the IC, while the small control signals are placed on the right side of the IC. All the components for small analog signal should be placed closer to IC with minimum trace length
2. Pin 12 is the IC analog ground, which should have a single connection to power ground
3. Output return signal can be routed through inner layer

Step 8: Adding Thermal Relief Vias and Duplicate Power Path Plane




Fig. 41

1. Thermal relief vias can be added on the V_{IN} and P_{GND} pads to utilize inner layers for high current and thermal dissipation
2. To achieve better thermal performance, additional vias can be put on V_{IN} and P_{GND} plane. It is also necessary to duplicate the V_{IN} and ground planes at bottom layer to maximize the power dissipation capability from PCB
3. 8 mil drill for pads and 10 mils drill for plane are optional via sizes. The vias on pads may drain solder during assembly and cause assembly issues. Please consult with the assembly house for guidelines

Step 9: Ground Layer




Fig. 42

1. It is recommended to make the whole inner one layer (next to top layer) ground plane
2. This ground plane provides shielding between noise source on top layer and signal trace within inner layer
3. The ground plane can be broken into two sections as P_{GND} and A_{GND}


**PRODUCT SUMMARY**

Part number	SiC967
Description	4.5 V to 60 V input, 6 A, microBRICK® DC/DC regulator module
Input voltage min. (V)	4.5
Input voltage max. (V)	60
Output voltage min. (V)	0.8
Output voltage max. (V)	15
Continuous current (A)	6
Switch frequency min. (kHz)	100
Switch frequency max. (kHz)	2000
Pre-bias operation (yes / no)	Yes
Internal bias reg. (yes / no)	Yes
Compensation	Internal
Enable (yes / no)	Yes
P _{GOOD} (yes / no)	Yes
Over current protection	Yes
Protection	OVP, OCP, UVP/SCP, OTP, UVLO
Light load mode	Power save mode
Peak efficiency (%)	95
Package type	PowerPAK MLP54-A6C
Package size (W, L, H) (mm)	10.6 x 6.5 x 3
Status code	1
Product type	microBRICK® (step down regulator)
Applications	Computing, consumer, industrial, healthcare, networking

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?76444.



PowerPAK® MLP60-A6C Case Outline



DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A ⁽⁸⁾	2.95	3.00	3.05	0.116	0.118	0.120
A1	0.00	-	0.05	0.000	-	0.002
A2	0.20 ref.			0.008 ref.		
b ⁽⁴⁾	0.20	0.25	0.30	0.008	0.010	0.012
D	6.40	6.50	6.60	0.252	0.256	0.260
D1	2.85	2.95	3.05	0.112	0.116	0.120
D2	2.55	2.65	2.75	0.100	0.104	0.108
D3	1.60	1.70	1.80	0.063	0.067	0.071
D4	1.35	1.45	1.55	0.053	0.057	0.061
D5	4.20	4.30	4.40	0.165	0.169	0.173
D6	1.89	1.99	2.09	0.074	0.078	0.082
D7	2.85	2.95	3.05	0.112	0.116	0.120
E	10.50	10.60	10.70	0.413	0.417	0.421
E1	1.35	1.45	1.55	0.053	0.057	0.061
E2	2.00	2.10	2.20	0.079	0.083	0.087
E3	2.93	3.03	3.13	0.115	0.119	0.123
E4	1.86	1.96	2.06	0.073	0.077	0.081
E5	1.99	2.09	2.19	0.078	0.082	0.086
E6	0.88	0.98	1.08	0.035	0.039	0.043



DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
K		0.45 ref.			0.018 ref.	
K1		0.70 ref.			0.028 ref.	
K2		0.38 ref.			0.015 ref.	
K3		0.78 ref.			0.031 ref.	
K4		0.28 ref.			0.011 ref.	
K5		0.20 ref.			0.008 ref.	
L	0.30	0.40	0.50	0.012	0.016	0.020
L1	1.32	1.42	1.52	0.052	0.056	0.060
e		0.50 BSC			0.020 BSC	
Z		0.20 ref.			0.008 ref.	
ECN: T19-0039-Rev. B, 04-Mar-2019 DWG: 6072						

Notes

- (1) Use millimeters as the primary measurement
- (2) Dimensioning and tolerances conform to ASME Y14.5M. - 1994
- (3) N is the number of terminals, Nd is the number of terminals in x-direction, Ne is the number of terminals in y-direction
- (4) Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip
- (5) The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body
- (6) Exact shape and size of this feature is optional
- (7) Package warpage max. 0.08 mm
- (8) Applied only for terminals



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.